Sourceware - cgen list

This forum is an archive for the mailing list cgen@sourceware.org (more options) Messages posted here will be sent to this mailing list.
1 ... 3456789 ... 15
Topics (495)
Replies Last Post Views
[commit] update copyright year in generated code by Doug Evans-2
0
by Doug Evans-2
new cgen snapshot available by fche
0
by fche
Problem in cgen-generated sim insn decoder. by Dmitry Eremin-Soleni...
0
by Dmitry Eremin-Soleni...
better use of disassembly hash table by mep port by Doug Evans-2
1
by DJ Delorie-2
incompatible change to operand printers that use CGEN_PRINT_NORMAL by Doug Evans-2
0
by Doug Evans-2
CGEN_VERBOSE_ASSEMBLER_ERRORS by Doug Evans-2
2
by Doug Evans-2
new cgen snapshot available by fche
0
by fche
[commit] check for duplicate ifields by Doug Evans-2
0
by Doug Evans-2
[commit] support for instruction with words > 32 bits by Doug Evans-2
0
by Doug Evans-2
[commit] misc cleanup / tweaks by Doug Evans-2
0
by Doug Evans-2
[commit] gcc's statement expressions for sequences by Doug Evans-2
0
by Doug Evans-2
[commit] flag non-void expressions used in void contexts as errors by Doug Evans-2
0
by Doug Evans-2
[commit] Use cpu/xc16x.*, not cgen/cpu/xc16x.*. by Doug Evans-2
0
by Doug Evans-2
[commit] Fix xc16x.cpu void-expression issues by Doug Evans-2
0
by Doug Evans-2
[commit] fix sim cpu.h multi-line register getter macros by Doug Evans-2
0
by Doug Evans-2
[commit] allow enums as register numbers by Doug Evans-2
0
by Doug Evans-2
[commit] Specify isa(s) when doing ifield, operand, insn lookups. by Doug Evans-2
0
by Doug Evans-2
[commit] better error message for misspelled rtx function name by Doug Evans-2
0
by Doug Evans-2
new cgen snapshot available by fche
0
by fche
cgen->sim question by Dmitry Eremin-Soleni...
7
by Dmitry Eremin-Soleni...
bitset attribute handling reorg by Doug Evans-2
0
by Doug Evans-2
[commit] Update for include/cgen reorg by Doug Evans-2
0
by Doug Evans-2
[commit] Avoid emitting unnecessary opcode bits test by Doug Evans-2
0
by Doug Evans-2
Приветик =) by Марина Красивоя-2
0
by Марина Красивоя-2
Instruction w/ prefix by Dmitry Eremin-Soleni...
3
by Doug Evans-2
cgen 1.1 released by Doug Evans-2
0
by Doug Evans-2
equals -> equal? broke format table building by Dmitry Eremin-Soleni...
3
by Doug Evans-2
regenerating simulator files by Doug Evans-2
0
by Doug Evans-2
Re: ALIAS instructions are messed up? by Joern Rennecke-5
2
by Joern Rennecke-5
[patch] One more cpu-vs-prefix fix. by Dave Korn-6
1
by Doug Evans-2
problem with 64-bit arch by Jean-Marc Saffroy-4
3
by Doug Evans-2
new cgen snapshot available by fche
0
by fche
cos changes by Doug Evans-2
1
by Doug Evans-2
CGEN_WIDE_INT_INSN_P? by Doug Evans-3
2
by Doug Evans-3
s-parallel cleanup, better error messages for rtl evaluation by Doug Evans-2
0
by Doug Evans-2
1 ... 3456789 ... 15